25

## What is claimed is:

- 1. A manufacturing method of a semiconductor integrated circuit device comprising a memory cell formed of a MISFET and a capacitor formed on a main surface of a semiconductor substrate, said method comprising the steps of:
- (a) forming said MISFET on the main surface of said semiconductor substrate;
- (b) forming an insulating film above said MISFET by the plasma CVD method at a temperature of 450°C to 700°C;
- (c) forming a trench by etching said insulating film;
- (d) depositing a silicon film on said insulating film and in said trench, and removing the silicon film on said insulating film to form a lower electrode of said capacitor on the inner wall of the trench.
- 2. The manufacturing method of a semiconductor integrated circuit device according to claim 1.

wherein crystal grains grown from crystal nucleuses of silicon are formed on a surface of the silicon film of said step (d).

 The manufacturing method of a semiconductor integrated circuit device according to claim 1,

wherein said manufacturing method of a semiconductor integrated circuit device further comprises, after the step (d), the steps of:

- (e) forming a capacitor insulating film of said capacitor on said lower electrode; and
  - (f) forming a conductive film constituting an upper

20

electrode of said capacitor on said capacitor insulating film.

The manufacturing method of a semiconductor integrated circuit device according to claim 1,

wherein said semiconductor integrated circuit device has an area in which said memory cell is formed and an area in which a logic circuit is formed, and said manufacturing method of a semiconductor integrated circuit device comprises, before said step (b), the step of:

- (e) forming, in said area in which a logic circuit is formed, an n channel MISFET and a p channel MISFET constituting said logic circuit, each of said n channel MISFET and said p channel MISFET comprising a gate electrode containing n type impurity and a gate electrode containing p type impurity, respectively.
- The manufacturing method of a semiconductor integrated circuit device according to claim 1.

wherein said plasma CVD method is the CVD method using a high-density plasma.

- A manufacturing method of a semiconductor integrated circuit device comprising a memory cell formed of a MISFET and a capacitor formed on a main surface of a semiconductor substrate, said method comprising the steps of:
  - (a) forming said MISFET on the main surface of said semiconductor substrate;
- 25 (b) depositing a first insulating film above said MISFET at a predetermined temperature;
  - (c) depositing a second insulating film on said first insulating film at a temperature higher than

predetermined temperature;

- (d) forming a trench by etching said first and second insulating films; and
- (e) depositing a silicon film on said insulating film and in said trench, and removing the silicon film on said second insulating film to form a lower electrode of said capacitor on the inner wall of the trench.
- The manufacturing method of a semiconductor integrated circuit device according to claim 6.

wherein said temperature higher than said predetermined temperature is in a range of  $450^{\circ}\text{C}$  to  $700^{\circ}\text{C}$ .

8. The manufacturing method of a semiconductor integrated circuit device according to claim 6,

wherein crystal grains grown from crystal nucleuses of silicon are formed on a surface of the silicon film of said step (e).

 The manufacturing method of a semiconductor integrated circuit device according to claim 6,

wherein said manufacturing method of a semiconductor integrated circuit device further comprises, after the step (e), the steps of:

- (f) forming a capacitor insulating film of said capacitor on said lower electrode; and
- (g) forming a conductive film constituting an upper
  electrode of said capacitor on said capacitor insulating film.
  The manufacturing method of a semiconductor integrated circuit device according to claim 6.

wherein said semiconductor integrated circuit device

10

has an area in which said memory cell is formed and an area in which a logic circuit is formed, and said manufacturing method of a semiconductor integrated circuit device comprises, before said step (b), the step of:

- (f) forming, in said area in which a logic circuit is formed, an n channel MISFET and a p channel MISFET constituting said logic circuit, each of said n channel MISFET and said p channel MISFET comprising a gate electrode containing n type impurity and a gate electrode containing p type impurity, respectively.
- 11. A manufacturing method of a semiconductor integrated circuit device, comprising the steps of:
- (a) forming a MISFET on a main surface of semiconductor substrate: and
- (b) forming an insulating film containing impurity above said MISFET by the plasma CVD method at a temperature of 450°C to 700°C.
- The manufacturing method of a semiconductor integrated circuit device according to claim 11,
- 20 wherein said impurity is phosphorus.
  - The manufacturing method of a semiconductor integrated 13. circuit device according to claim 11,

wherein said plasma CVD method is the CVD method using a high-density plasma.

- 25 A manufacturing method of a semiconductor integrated circuit device, comprising the steps of:
  - (a) forming a MISFET on a main surface semiconductor substrate:

10

20

25

- (b) depositing a first insulating film above said MISFET at a predetermined temperature;
- (c) planarizing a surface of said first insulating film: and
- (d) forming a second insulating film containing impurity on said first insulating film at a temperature higher than said predetermined temperature.
- 15. The manufacturing method of a semiconductor integrated circuit device according to claim 14.

wherein said impurity is phosphorus.

16. The manufacturing method of a semiconductor integrated circuit device according to claim 14.

wherein said first and second insulating films are formed by the CVD method using high-density plasma.

- A semiconductor integrated circuit device, comprising:
- (a) a MISFET formed on a main surface of a semiconductor substrate; and
  - (b) a capacitor connected in series to said MISFET. wherein said capacitor comprises:
- (b1) a lower electrode made of a silicon film, which is formed at a concave portion in a lamination layer of a first insulating film formed above said MISFET and a second insulating film formed on said first insulating film and having smaller impurity content than said first insulating film:
- (b2) a capacitor insulating film formed on said lower electrode; and
  - (b3) an upper electrode formed of a conductive film

formed on said capacitor insulating film.

- 18. A semiconductor integrated circuit device, comprising:
- (a) a MISFET formed on a main surface of a semiconductor substrate; and
- 5 (b) a capacitor connected in series to said MISFET, wherein said capacitor comprises:
  - (b1) a lower electrode made of a silicon film, which is formed at a concave portion in a lamination layer of a first insulating film formed above said MISFET and a second insulating film which is thinner than said first insulating film and formed on said first insulating film:
  - (b2) a capacitor insulating film formed on said lower electrode; and
  - (b3) an upper electrode formed of a conductive film formed on said capacitor insulating film.
  - 19. The semiconductor integrated circuit device, according to claim 18,

wherein said second insulating film has a smaller impurity content than said first insulating film.